

DIGITAL INDUSTRIES SOFTWARE

Catapult High-Level Synthesis and Verification

Design Platform Empowering Designers

HLS Benefits

- Production proven flows with thousands of designs
- 10X productivity over hand-coded RTL with equivalent QoR
- Write 80% less code for easier development and debug
- Easier to design and explore architecture in C++/SystemC
- Create C++/SystemC synthesizable and executable specification
- Explore microarchitecture alternatives
- Easy to use HLS debug and visualization
  - Design Analyzer for visualization of the HLS transformation process
  - Design Advisor detects the worst coding style mistakes
- Top-down and bottom-up design management
- Incremental/ECO mode flow
- Complete platform for verification, performance, power, and area optimization
- Deep-Sequential power optimization with PowerPro “under-the-hood"

Summary

The Catapult High-Level Synthesis (HLS) and High-Level Verification (HLV) Platform empowers designers to use industry-standard C++ and/or SystemC to describe functional intent, enabling them to move up to a more productive abstraction level for both design and verification of ASICs and FPGAs. For designs and IP where time-to-market is critical, power/performance information is needed early and specifications are frequently changing (Automotive Vision, Image Processing, Deep Learning, Video CODEC, 5G/IoT Communications, etc.), Catapult HLS/HLV provides the only effective way to meet these pressures without compromising quality and functionality.

To achieve the maximum productivity gain from a C++/SystemC HLS methodology, it is necessary to have the performance and capacity to handle today’s large designs coupled with a comprehensive flow through verification and implementation. Catapult has been proven in production design flows with 1,000’s of designs and the resulting RTL adheres to the strictest corporate design guidelines and flows. In addition to HLS, Catapult brings High-Level Verification (HLV) tools and methodologies that enable designers to complete their verification signoff at the C++ level with fast closure for RTL.



Catapult High-Level Synthesis Platform.

SIEMENS

siemens.com/eda



Catapult transforms the designer's algorithmic/behavioral description and applies micro-architectural constraints through user- specified directives.

Catapult High-Level Synthesis

Enables faster and easier design in C++/SystemC

Using Catapult HLS simplifies the traditional design flow by automating the RTL generation based on a higher-level functional description and architectural constraints. Designing using C++/SystemC, compared to RTL, requires up to 80% fewer lines of code, making HLS code significantly easier to write and debug. Incorporating last-minute specification changes and even retargeting to a different technology is possible because of the separation of the design functionality and the implementation details. The RTL can simply be regenerated based on the modified HLS model and new constraints.

Supports multiple abstractions for faster simulation and modeling

With Catapult, the designer can choose from an RTL-like coding style in SystemC to a fully untimed high-performance model in C++ or SystemC. During the synthesis process, Catapult transforms the designer's algorithmic/behavioral description and applies micro-architectural constraints through user-specified directives. Catapult's patented interface synthesis technology allows timing, protocol, and bandwidth to be defined, adding the necessary RTL hardware during the C++ synthesis process. SystemC designs use the MatchLib Connections interface library which contains pre-built protocols from simple data/rdy/vld, up to complex AXI4 memory masters and slaves. Catapult allows the designer to specify parallelism, design throughput, and memory versus register implementation using tool options instead of hardcoding them in the source. This results in an easy to reuse design and an optimized implementation.

Complete platform for power, performance, and area optimization

Catapult automatically applies general performance and power optimizations during design transformation. In addition, Catapult is the industry's first HLS tool that targets power

as an optimization goal and uses PowerPro® “under-the-hood" for power analysis and to apply advanced power optimizations. This provides a fast and accurate flow for tradeoffs of architecture, power, performance, and area. The generated RTL is able to match or surpass the quality of results (QoR) of hand-coded RTL.

Easier debug and optimization control

Catapult provides built-in graphical analysis tools, such as a Gantt Chart Viewer, Schematic, and the built-in Design Analyzer application to enable full visibility of the HLS results and to exert control over design decisions. The integrated cross-probing support between different analysis views, including the C++/SystemC source code, enables the designer to rapidly focus on the problematic areas, to add or change directives, and to converge interactively on the optimal solution. Design Analyzer enables easier and deeper debugging where designers can utilize advanced source code navigation, control flow analysis tools, and focused debug capabilities such as failed schedule analysis and automatic identification of coding style mistakes.

Leverages physical data for better QoR

With tight integration to RTL synthesis, optimizations take advantage of more accurate characterization data leading to shorter pipeline stages and fewer registers. Logic is more evenly distributed in each pipeline stage allowing for more aggressive resource sharing.

Proven in 1,000’s of projects to reduce complete project time by 50%

Catapult was released in 2004 as a C++ based ASIC synthesis tool for datapath dominated wireless communication hardware. Since 2004, Catapult has grown into a C++/SystemC synthesis tool that supports virtually any FPGA or ASIC digital hardware design type. Catapult has been proven on numerous production projects to cut the overall design time in half. Catapult has been used on thousands of projects, and Catapult generated hardware can be found in hundreds of millions of cell phones, tablets, cars, computers, printers, cameras, gaming consoles, and satellites. Due to this extensive customer experience, Catapult has been optimized to work with existing RTL linting, coverage closure, synthesis and ECO flows.

Easily adapt to last minute design changes

One of the biggest advantages of using HLS is the ability to quickly reuse or modify existing design functionality, something that is not possible to achieve in a traditional RTL design flow. Because the specifics of the timing, registers, datapath, etc are not contained in the source, but specified during the HLS synthesis process, big changes in specification can be both implemented and verified while still staying on schedule. In a technical paper NVIDIA describes two changes that they were able to implement within months of RTL freeze that would have been impossible using a traditional RTL flow. In the same paper NVIDIA also notes that C++ verification reduced cost by 80%.



NVIDIA describes the advantage of C++ verification versus RTL regressions.



BigE is fully designed with an HLS flow.

Proven for large designs

Catapult designs are often very large and complex subsystems. For example, Google used Catapult to synthesize their VP9 and AV1 video encoder and decoder, a complex, 8 million gate design with over 150 leaf blocks with an even mix of both datapath and control logic. To achieve this level of complex hardware Catapult has both top-down and bottom-up hierarchical design management capabilities. Designers can focus on the blocks they are working on while locking down other regions of the design, allowing for an efficient design flow.

HLV Benefits

- Reduces verification cost by 80%
- Simulate functionality 30-500x faster than RTL
- Automatic generation of C++/SystemC-to-RTL simulation environment
- Catapult Coverage for HLS-aware code coverage metrics
  - Accelerates RTL coverage closure
- Catapult Design Checker to find bugs fast before synthesis
- Catapult Formal strengthens confidence in final RTL
  - Proves functional correctness of RTL against C++ models
  - Proves idle condition inserted by Catapult is valid
  - Validates stall behavior
  - Guarantees RAM r-w resolution from Ignore Memory Precedence



Catapult High-Level Verification and Synthesis.

Catapult High-Level Verification

HLS Verification (HLV)

The benefits for verification in an HLS design flow are numerous. HLS synthesizable C++/SystemC code is one fifth the number of lines of code compared to RTL which makes it easier to write and debug. The simulation speed is typically between 30-500X faster than RTL allowing much more verification and consuming far less compute resources. An HLV design flow also enables the verification team to be involved very early in the design process before any RTL is ready. All of this translates to enormous productivity gains when moving to an HLS/HLV design flow resulting in significant reductions in verification time and costs.

Catapult Design Checker to catch bugs early

C++ simulation often misses critical bugs such as Uninitialized Memory Reads, Out-of-bound array-accesses, and overflow/underflow problems, which can lead to hard-to-debug failures during both C++ and RTL verification. Furthermore the C++/SystemC languages have gray areas that may give unexpected simulation or synthesis results depending on what platform they execute on. The advantages of Catapult Design Checker are that it uses formal technology at its core. Bugs can be found early in the design cycle and automatically without a test bench, thus saving valuable debug time later in the design cycle.

Catapult Coverage to provide quality coverage metrics

As with RTL, verification teams need a way to have metrics on the quality of design testing. Catapult Coverage is HLS aware coverage for C++/SystemC that understands concepts such as function inlining and loop unrolling to provide a complete coverage picture (statement, branch, and expression coverage) for the design. Catapult Coverage also provides for SV-inspired functional coverage including the definition of desired covergroups, coverpoints, bins and crosses within your C++/SystemC test benches. Catapult Coverage writes its coverage data to the Unified Coverage Database (UCDB) that provides the user with a complete set of post-processing tools for merging, ranking, reporting and connecting to a testplan. Using Catapult Coverage to drive high coverage metrics on the HLS source translates into covering expected RTL functionality by reusing the tests, This avoids RTL functionality surprises and enables DV teams to focus on closing final RTL sign-off.

Catapult automatic C++/SystemC to RTL co-verification

Catapult provides an automated verification flow (SCVerify) that verifies the synthesized RTL against the original C++/SystemC design. This flow auto-generates a SystemC test infrastructure that reuses the original C++/SystemC testbench to verify the RTL, providing designers with a push-button unit test solution to quickly sanity-check the RTL so it can then be handed off to the downstream RTL integration and verification teams. For users of the UVM, Catapult also provides an automated flow that generates UVM components to assist the digital verification team.



C++ to RTL Formal Verification with Catapult Formal.

Formal equivalency checking

When designers use HLS to move their untimed C++ design to an RTL implementation, they may wonder if the timed RTL is exactly functionally equivalent to the original, high-level description.

Dynamic directed test verification provides good confidence that the RTL functions as expected vs the source. Catapult Formal verifies that Catapult C++ and RTL have functional equivalency without requiring simulation. Mismatches are formally proven and flagged with counter-examples.

Formal idle signal checking

As part of a growing suite of HLS-centric formal apps, Catapult Formal provides formal idle signal proof to determine whether the inserted idle signal can be asserted and used for external block-level clock gating.

Formal stall checking

Catapult Formal provides stall proof to ensure functionality is preserved under all stall conditions from bubble, flush, and regular stall. This complements SCVerify or Equivalence Checking which do not exhaustively check the stall controllers inserted by synthesis.

Formal memory precedence checking

Catapult Formal checks that user constraints relaxing scheduling around RAM read-write resolution are safe under all possible conditions.

Formal assertion proofs

Catapult Formal Assert provides a mechanism to formally prove assertions placed in the HLS source to ensure the resulting RTL code will meet a specified behavior.

Formal coverage hole closure

Catapult Formal CoverCheck provides formal reachable/unreachable analysis and the provision of waivers or counterexamples in conjunction with UCDB data from Catapult Coverage. This assists verification teams in speeding closing coverage on the HLS source code, reducing RTL debug efforts by more thoroughly covering the HLS source.

Siemens Digital Industries Software

siemens.com/eda

Americas
1 800 498 5351

Europe
00 800 70002222

Asia-Pacific
001 800 03061910

For additional numbers, click here.

82981-D1 1/24 X