

The HyperLynx PDN Decoupling Optimizer can quickly cost reduce an existing without requiring layout changes, by identifying existing capacitor locations that can be no-populated or swapped with other capacitors that have the same footprint. It's just as quick and effective for new designs, allowing the design engineer to mock up and optimize a decoupling strategy graphically, without requiring design changes from the layout designer during analysis. Once a layout strategy is defined, the designer passes that information back to layout for implementation and subsequent verification.


PDN Optimization Flow

Optimization occurs in stages, with each stage identifying specific basic issues and ensuring readiness for the next stage. This accelerates your design cycle by resolving issues as early as possible and performing deep, compute-intensive runs only when necessary. PDN optimization stages include:

- Baseline analysis
- Expert-based PDN synthesis
- PDN optimization
- Export of optimization results

Baseline Analysis

Baseline analysis defines impedance requirements for critical components and computes PDN behavior using ideal capacitors. This help ensures a PDN solution is possible before running more detailed analysis. If impedance targets cannot be met with ideal capacitors, either capacitor mounting needs to improve, more capacitors are needed or the requirements may be incorrect. Baseline analysis produces a report that plots PDN performance and details loop inductance for each capacitor to highlight potential problem areas.



Expert-Based Synthesizers

This stage employs a set of Expert-based synthesis algorithms that use different methods to drive decoupling capacitor selection and meet impedance requirements. Each algorithm runs iteratively, adding capacitors to meet the impedance target using strategies as listed below (click on the algorithm name to see it in action):


- [Stomp Peaks](#) – Targets frequency where Z_0 is currently worst
- [Bigger is Better](#) - Places largest capacitor available
- [High to Low](#) – Targets highest frequency where $Z_0 > \text{target}$
- [Low to High](#) – Targets lowest frequency where $Z_0 > \text{target}$
- [Ends In](#) – Targets ends of frequency range where $Z_0 > \text{target}$
- [Center Out](#) – Targets middle of range where $Z_0 > \text{target}$

This produces a set of decoupling configurations, that can be used as-is or fed to the next stage for further optimization.

PDN Optimizer

The HyperLynx PDN Decoupling Optimizer uses an accelerated genetic optimization technique to find solutions that best meet impedance requirements while minimizing total design costs. This is a form of deep optimization that changes fairly quickly at first and then settles slowly. You control the number of generations in the process to control the tradeoff between optimization quality and run time.

You can define criteria that drive the optimization process, such as individual component costs or a cost criteria associated with adding another capacitor type to the mix. This helps you optimize the real costs associated with manufacturing your design.



Export Optimization Results

Once optimization is complete, HyperLynx generates a report identifying capacitor locations and values. If you're optimizing an existing layout, you can "no populate" or swap part types to improve PDN performance and reduce costs. HyperLynx limits part swaps to capacitors with the same footprint to ensure a capacitor can be swapped without design rework. To further reduce costs or reclaim valuable board space, unused capacitors can be deleted from the design entirely and their space used for other purposes.

Supported PCB Layout Systems

- Tightly integrated with Mentor Graphics Xpedition™, PADS Professional® and PADS®
- Altium Designer (through ODB++)
- Cadence Allegro and OrCAD Layout tools
- Zuken CR Series

For the latest product information, call us or visit: www.mentor.com/pcb

©2019 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

Corporate Headquarters
Mentor Graphics Corporation
8005 SW Boeckman Road
Wilsonville, OR 97070-7777
Phone: 503.685.7000
Fax: 503.685.1204

Sales and Product Information
Phone: 800.547.3000
sales_info@mentor.com

Silicon Valley
Mentor Graphics Corporation
46871 Bayside Parkway
Fremont, CA 94538 USA
Phone: 510.354.7400
Fax: 510.354.7467

North American Support Center
Phone: 800.547.4303

Europe
Mentor Graphics
Deutschland GmbH
Arnulfstrasse 201
80634 Munich
Germany
Phone: +49.89.57096.0
Fax: +49.89.57096.400

Pacific Rim
Mentor Graphics (Taiwan)
11F, No. 120, Section 2,
Gongdao 5th Road
HsinChu City 300,
Taiwan, ROC
Phone: 886.3.513.1000
Fax: 886.3.573.4734

Japan
Mentor Graphics Japan Co., Ltd.
Gotenyama Trust Tower
7-35, Kita-Shinagawa 4-chome
Shinagawa-Ku, Tokyo 140-0001
Japan
Phone: +81.3.5488.3033
Fax: +81.3.5488.3004

Mentor[®]
A Siemens Business

MGC 10-19 1035340-w